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Abstract. Efficient brain simulation is a scientific grand challenge, a paral-
lel/distributed coding challenge and a source of requirements and suggestions
for future computing architectures. Indeed, the human brain includes about 1015
synapses and 1011 neurons activated at a mean rate of several Hz. Full brain simu-
lation poses Exascale challenges even if simulated at the highest abstraction level.
The WaveScalES experiment in the Human Brain Project (HBP) has the goal of
matching experimental measures and simulations of slow waves during deep-sleep
and anesthesia and the transition to other brain states. The focus is the development
of dedicated large-scale parallel/distributed simulation technologies. The ExaNeSt
project designs an ARM-based, low-power HPC architecture scalable to million
of cores, developing a dedicated scalable interconnect system, and SWA/AW sim-
ulations are included among the driving benchmarks. At the joint between both
projects is the INFN proprietary Distributed and Plastic Spiking Neural Networks
(DPSNN) simulation engine. DPSNN can be configured to stress either the net-
working or the computation features available on the execution platforms. The sim-
ulation stresses the networking component when the neural net — composed by
a relatively low number of neurons, each one projecting thousands of synapses
— is distributed over a large number of hardware cores. When growing the num-
ber of neurons per core, the computation starts to be the dominating component
for short range connections. This paper reports about preliminary performance re-
sults obtained on an ARM-based HPC prototype developed in the framework of
the ExaNeSt project. Furthermore, a comparison is given of instantaneous power,
total energy consumption, execution time and energetic cost per synaptic event
of SWA/AW DPSNN simulations when executed on either ARM- or Intel-based
server platforms.
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1. Introduction
The scaling of the performance of modern HPC systems and applications is strongly
limited by the energy consumption. Electricity is the main contributor to the total cost
of running an application and energy-efficiency is becoming the principal requirement
for this class of computing devices. In this context, the performance assessment of pro-
cessors with a high performance-per-watt ratio is necessary to understand how to make
energy-efficient computing systems for scientific applications. Processors based on the
ARM architecture dominate the market of low-power and battery-powered devices such
as tablets and smartphones. Several scientific communities are exploring non-traditional
many-core processors architectures coming from the embedded market, from the Graph-
ics Processing Unit (GPU) to the System-on-Chip (SoC), looking for a better tradeoff
between time-to-solution and energy-to-solution. A number of research projects are ac-
tive in trying to design an actual platform along this direction. The Mont-Blanc project
[1,2], coordinated by the Barcelona Supercomputing Center, has deployed two gener-
ations of HPC clusters based on ARM processors, developing also the corresponding
ecosystem of HPC tools targeted to this architecture. Another example is the EU-FP7
EUROSERVER [3] project, coordinated by CEA, which aims to design and prototype
technology, architecture, and systems software for the next generation of datacenter “mi-
croservers”, exploiting 64-bit ARM cores.
Fast simulation of spiking neural network models plays a dual role: (i) it con-
tributes to the solution of a scientific grand challenge — i.e. the comprehension of
brain activity — and, (ii) by including it into embedded systems, it can enhance ap-
plications like autonomous navigation, surveillance and robotics. Therefore, these sim-
ulations assume a driving role in shaping the architecture of either specialized and
general-purpose multi-core/many-core systems to come, standing at the crossroads be-
tween embedded and High Performance Computing. See, for example [4], describing
the TrueNorth low-power specialized hardware architecture dedicated to embedded ap-
plications, and [5] discussing the power consumption of the SpiNNaker hardware archi-
tecture, based on embedded multi-cores, dedicated to brain simulation. Worthy of men-
tion are also [6,7] as examples of approaches based on standard HPC platforms and
general-purpose simulators.
The APE Research Group at INFN developed a distributed neural network simula-
tor [8] as a mini-application and benchmark in the framework of the EURETILE FP7
project [9]. Indeed, the Distributed and Plastic Spiking Neural Network with synaptic
Spike-Timing Dependent Plasticity mini-application was developed with two main pur-
poses in mind: as a quantitative benchmarking tool for the evaluation of requirements
for future embedded and HPC systems and as an efficient simulation tool addressing
specific scientific problems in computational neuroscience. As regards the former goal,
the ExaNeSt project [10] includes DPSNN in the set of benchmarks used to specify and
validate the requirements of future interconnects and storage systems; as an example of
the latter, the distributed simulation technology is employed in the study of slow waves
in large scale cortical fields [11,12] in the framework of HBP project.
This paper describes porting DPSNN onto different ARM-based platforms and run-
ning it on low-power CPUs, comparing the resulting computing and energy perfor-
mances with traditional systems mainly based on x86 multicores. The characterization
of DPSNN-generated data traffic is described, highlighting the limitations faced when
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the application is run on off-the-shelf networking components. The code organization
and its compactness give the DPSNN a high degree of tunability, giving the opportunity
to test different areas of the platform. The networking compartment is the most stressed
when the simulated neural net — composed by a relatively low number of neurons, each
one projecting thousands of synapses — is distributed over a large number of hardware
cores. When the number of neurons per core grows, the impact of both computing and
memory increases. For this reason, we employ DPSNN as a general benchmarking tool
for HPC systems.
2. Mini-application benchmarking tool
Evaluation of HPC hardware is a key element especially in the first stages of a project —
i.e. definition of specification and design — and during the development and implemen-
tation. Features impacting performance should be identified in the analysis and design of
new architectures. In the early stages of the development, full applications are too com-
plex to run on the hardware prototype. In usual practice, hardware is tested with very
simple kernels and benchmarking tools which often reveal their inadequacy as soon as
they are compared with real applications running on the final platform, showing a huge
performance gap.
In the last years, a new category of compact, self-contained proxies for real appli-
cations called mini-apps has appeared. Although a full application is usually composed
by a huge amount of code, the overall behaviour is driven by a relatively small subset.
Mini-apps are composed by these core operations providing a tool to study different sub-
jects: (i) analysis of the computing device — i.e. the node of the system. (ii) evaluation
of scaling capabilities, configuring the mini-apps to run on different numbers of nodes,
and (iii) study of the memory usage and the effective throughput towards the memory.
This effort is led by the Mantevo project [13], that provides application perfor-
mance proxies since 2009. Furthermore, the main research computing centers provide
sets of mini-applications, adopted when procuring the systems, as in the case of the
NERSC-8/Trinity Benchmarks [14], used to assess the performance of the Cray XC30
architecture, or the Fiber Miniapp Suite [15], developed by RIKEN Advanced Institute
for Computational Science (RIKEN AICS) and the Tokyo Institute of Technology.
The miniDPSNN benchmarking tool leverages on the Hardware-Software Co-design
approach that starts from the collection of application requirements for the initial devel-
opment of the infrastructure and then pursues testing the adopted solution during the im-
plementation. Thus, the application drives the research about the main components of a
HPC system from its roots by optimizing modeling and simulation of a complex system.
The analysis is based on the behaviour of a strong scaling test. Neurons are arranged
into “columns”, each one composed by about one thousand neurons; columns are then
arranged into a bidimensional grid. Each excitatory neuron projects 80% of its synapses
out to those residing in its own column while the rest reaches out to those in the neigh-
bouring columns, according to the chosen remote connectivity. Instead, synapses of in-
hibitory neurons are projected only towards excitatory ones residing in their same col-
umn. When DPSNN runs, each process can either host a fraction of a column, a whole
single column, or an integer number of columns.
Each core of the computing system hosts only one process optimizing the perfor-
mance. Thus, the varying of the columns-per-process ratio — i.e. ratio of columns per
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core of the computing devices — throttles the application into different regimes, allow-
ing to stress and test several elements of the platform. Be noted that in general, the hard-
ware connection topology bears no resemblance whatsoever with the lateral connectivity
of columns and neurons, the exception being when running only one process per node,
so that all outwards connectivity of a column impinges upon the network system of the
node.
Here is a rundown of the application tasks that miniDPSNN performs and that allow
to gauge the components of the architecture under test:
• Computation: processing of the time step in the dynamical evolution of the neu-
ron.
• Memory Management: management of either axonal spikes organized in time
delay queues and lists of synaptic spikes, both stored in memory.
• Communication: transmission along the interconnect system of the axonal spikes
to the subset of processes where target neurons exist.
• Synchronization: at each time step, the processes deliver the spikes produced
by the dynamics according to the internal connectivity supported by the synap-
tic configuration. This global exchange is currently implemented by means of
synchronous MPI collectives; any offset in time when different processes reach
these waypoints — whether it be by fluctuations in load or network congestion
— causes idling cores and diminished parallelization.
Grid 12×12 24×24 48×48
Neurons 0.18 M 0.71 M 2.86 M
Synapses 0.20 G 0.80 G 3.20 G
Columns 144 192 192
Columns/Core 1 3 12
Simulated Seconds 30 12 18
Wall-clock Seconds 1484 2148 15182
Computation 21.3% 34.2% 45.1%
Memory Management 17.1% 16.7% 16.9%
Communication 35.2% 10.7% 0.9%
Synchronization 22.9% 36.3% 36.2%
Table 1. miniDPSNN tasks overview.
Table 1 displays results obtained running on a standard HPC cluster based on Intel
Xeon processors communicating over an InfiniBand interconnect, as a function of the
configuration of the testbed — i.e. grid size, simulated seconds, allocated cores. The dis-
tribution of tasks is strongly dependent on the columns-per-core ratio. As already stated,
the computation task becomes more demanding when increasing the number of columns
per node — which means increasing the total number of neurons. Instead, reducing the
columns-per-core ratio generates relatively more communication among processes, mov-
ing the focus of the test to the interconnect.
2.1. Analysis of low-power and off-the-shelf architectures in the real-time domain
In this domain, being “real-time” signifies a miniDPSNN workpoint such that the exe-
cution time — i.e. wall-clock time of the running application — is not greater than the
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simulated time. Accomplishment of this workpoint is obtained through an accurate con-
figuration of parameters. Prelimary trials of DPSNN keeping pace with this real-time
requirement are reported in this section. This working condition could be useful in the
robotics application field.
The testbed is a standard strong scaling test of a 4×4 columns grid. Figure 1 shows
the results of the test obtained simulating 10 s on the Intel-based platform.
Figure 1. Strong scaling of a 4×4 column grid sim-
ulated on an Intel-based platform equipped with IB.
Figure 2. miniDPSNN analysis of the Intel-based
platform.
Up to 8÷16 cores, the architecture scales well, decreasing the execution time down
to ∼ 12 seconds. The execution time increases unexpectedly (∼ 16 seconds) when dis-
tributing the problem over 32 cores, thus preventing the achievement of the target work-
point.
Singling out the times of the various tasks as reported in Figure 2 sheds some
light on this behaviour. We see that communication quickly becomes more demanding
when the problem is split over more than 16 processes, dominating the behaviour of
the application. As mentioned before, the application stresses the interconnect when the
column-per-core ratio decreases — a whole column or portions of column are managed
by each core in the tested configuration. More than 80% of synapses remain within the
column their projecting neuron belongs to. Communication between processes increases
when the columns are split among them, clogging the network with an ever increasing
number of small packets. The miniDPSNN highligths this “latency” limitation of the
IB interconnect provided by the cluster. In general, COTS interconnects offer adequate
throughput when moving large amounts of data, but tipically trudge when the commu-
nication is latency-dominated. This issue with communication — manifesting here with
a number of computing cores which is, by today’s standards, not large — is similar to
that encountered by the parallel cortical simulator C2 [16] — targeting a scale in excess
of that of the cat cortex — on the Dawn Blue Gene/P supercomputer at LLNL, with
147456 CPUs and 144 TB of main memory. The capability to replicate the behaviour of
a supercomputer with a mini-app running on a limited number of 1U servers could be
considered the proof of its effectiveness.
Similar results are obtained performing the same test on an ARM-based platform as
showed in Figure 3 and Figure 4, although the analysis is limited by the available number
of cores (16). The ARM-based prototype is composed by four nodes, each node consist-
ing of a TEBF0808 Trenz board equipped with a Trenz TE0808 UltraSOM+ module. The
Trenz UltraSOM+ consists of a Xilinx Zynq UltraScale+ xczu9eg-ffvc900-1-e-es1 MP-
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SoC and 2 Gbytes of DDR4 memory. The Zynq UltraScale+ MPSoC incorporates both
a processing system composed by quad-core ARM Cortex-A53 and the programmable
logic — not used in this test. All four nodes are connected together through a 1 Gbps
Ethernet-based network.
Figure 3. Strong scaling of a 4× 4 column grid
simulated on an ARM-based platform equipped with
GbE interconnect.
Figure 4. miniDPSNN analysis of the ARM-based
platform.
The number of transmitted packets increases distributing the same problem over an
increasing number of processes (cores) as shown in Figure 5 while the payload generated
by each process does not vary as shown in Figure 6 and the communication becomes
more demanding.
Figure 5. Packets generated during the simulation. Figure 6. Payload generated by each process.
Furthermore, the size of packets decreases (see Figure 7); the mean packet size is
∼ 40 bytes when each core simulates the dynamics of a single column, as depicted in
Figure 8.
The characterization of the traffic generated by the DPSNN over several off-the-shelf
interconnects allows to identify the main requirement for a network device of future ex-
ascale computing system simulating spiking neural network simulation: the network sys-
tem should be optimized for the trasmission of small packets. In particular, performances
are strongly influenced by (i) the design and implementation of a low-latency intercon-
nect architecture, and (ii) the definition of a light and reliable communication protocol
guaranteeing high throughput and optimizing the transfers of data packets with payload
< 512 Bytes.
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Figure 7. Maximum packet size produced the DP-
SNN simulation.
Figure 8. Mean packet size produced the DPSNN
simulation.
Finally, a planned re-engineering of the DPSNN foresees a two-level hierarchy en-
forced via MPI communicators: one auxiliary process (called “broker”) is added per node
and communications are segregated to be only among processes belonging to the same
node – i.e. exchanges that go only through intra-node, shared-memory channels – or
among brokers – i.e. exchanges that only go through inter-node, remote interfaces. In this
way, “local” exchanges among neighbouring neural columns (which, given the biologi-
cally plausible topology for the synaptic connectivity, make up the exchange bulk) can
be contained to the fastest and possibly less congested intra-node channel while “distal”
exchanges are gathered to the broker process of the node, then scattered to brokers of
other nodes that take care of scattering them to the appropriate recipients.
3. Energy-to-Solution analysis
Instantaneous power, total energy consumption, execution time and energetic cost per
synaptic event of a spiking neural network simulator distributed on MPI processes are
compared when executed on different generations of low-power and traditional comput-
ing architecture to have a (limited) estimate of the trend.
The power and energy consumption reported were obtained simulating 3 s of activ-
ity of a network made of 18 M equivalent (internal + external) synapses: the network in-
cludes 10 K neurons (Leaky Integrate-and-Fire with Calcium-mediated spike-frequency
adaptation), each one projecting an average of 1195 internal synapses and receiving an
“external” stimulus, corresponding to 594 equivalent external synapses/neuron. A Pois-
sonian spike train targets external synapses with an average rate of 3 Hz; synaptic plas-
ticity is disabled. In response, the neurons fire trains of spikes at a mean rate of 5.1 Hz.
The power measurement equipment consists of a DC power supply, a high-precision
Tektronix DMM4050 digital multimeter for DC current measurements connected to Na-
tional Instruments data logging software and a high-precision AC power meter. The AC
power of the high-end server node is measured by a Voltech PM300 Power Analyzer
upstream of the main server power supply (measuring on the AC cable). For the SoCs,
the DC current was instead sampled downstream of the power supply. Such difference
should not affect significantly the results, given the closeness to one of the cosϕ factor
of the server power supply.
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3.1. First Generation Benchmark
The traditional computing system — i.e. “server platform” — is based on a SuperMicro
X8DTG-D 1U dual-socket server housing 8 computing cores residing on quad-core Intel
Xeon CPUs (Westmere E5620@2.4 GHz in 32 nm CMOS technology). This “server
platform” is juxtaposed to the “embedded platform”: two NVIDIA Jetson TK1 boards,
connected by an Ethernet 100 Mb mini-switch to emulate a dual-socket node, each board
equipped with a NVIDIA Tegra K1 chip, i.e. a quad-core ARM Cortex-A15@2.3 GHz
in 28 nm CMOS technology.
The “server platform” has 48 GB of DDR3 memory on-board, operating at
1333 MHz — 6 GB per core — while the “embedded platform” only has 2 GB running
at 933 MHz — 0.5 GB per core. This makes for a considerable difference in terms of
memory bandwidth — 14.9 GB/s for the ARM-based system against the 25.6 GB/s of
the Intel-based one — which has an impact on DPSNN and its intensive memory usage,
e.g. for delivering spikes to post-synaptic neuron queues.
Partitioning the neural grid onto 8 MPI processes, the simulation of 3 s of activity
required 9.1 s on the “server platform” and 30 s on the “embedded platform”, as shown
in Figure 9.
Figure 9. First generation time-to-solution result. Figure 10. Second generation time-to-solution re-
sult. Note that the number of cores used in the first
generation was the double of that used in this case.
Observed currents were Is = 1.15 A (“server”) and Ie = 80 mA (“embedded”), with
a 5 mA measure error. Therefore, the energies required to complete the same task on the
two architectures were Es = 2.3 KJ and Ee = 528 J (see Figure 13), while the observed
instantaneous power consumptions were Ps = 253 W and Pe = 17.6 W (see Figure 11).
Note that we did not subtract any “base-line” power — e.g. power consumption after
bootstrap, so the estimate is “pessimistic” in the sense that it includes the load of the
complete system runnning.
The simulation produced a total of 235 M synaptic events: the total energetic cost of
simulation can be estimated in 2.2 µJ/synaptic event on the “embedded platform” node
and 9.8 µJ/synaptic event for the “server platform”. The “server platform” dual-socket
node is faster, spending 3.3 times less time than the “embedded platform” node. However,
the “embedded platform” node consumes a total energy 4.4 times lower to complete the
simulation task, with an instantaneous power consumption 14.4 times lower than the
“server platform” node.
The energetic cost of the optimized Compass simulator of the TrueNorth ASIC-based
platform, run on an Intel Core i7 CPU 950@3.07 GHz (45 nm CMOS process) with 4
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Figure 11. First generation power-to-solution re-
sult.
Figure 12. Second generation power-to-solution
result. Note that the number of cores used in the first
generation was the double of that used in this case.
cores and 8 threads, is 5.7 µJ/synaptic event, but excludes a significant base-line power
consumption. Our measures show that if we excluded a similar base-line our power con-
sumption would be approximately reduced by a factor 4 on the “server platform”, and by
a factor 2 on the “embedded platform” platform.
Figure 13. First generation energy-to-solution. Figure 14. Second generation energy-to-solution.
3.2. Second Generation Comparison
The performances are measured executing the DPSNN code along with those of a coeval
mainstream Intel processor architecture using a hardware/software configuration suitable
to extrapolate a direct comparison of time-to-solution and energy-to-solution at the level
of the single core. The measures are extended to the new generation NVIDIA Jetson TX1
SoC based on the ARMv8 architecture. The Jetson TX1 includes four ARM Cortex-A57
cores plus four ARM Cortex-A53 cores in big.LITTLE configuration.
The “server platform” is a Supermicro SuperServer 7048GR-TR with two hexa-core
Intel Haswell E5-2620 v3 @2.40 GHz. Four MPI processes are run on either platform,
simulating 3 s of the dynamics of a network made of 104 Leaky Integrate-and-Fire with
Calcium Adaptation (LIFCA) neurons connected via 18× 106 synapses. Results are
shown in Figure 10, Figure 12 and Figure 14. Although the x86 architecture is about 5×
faster than the ARM Cortex-A57 core in executing the simulation, the energy it consumes
in doing so is ∼ 3× higher [17].
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4. Conclusion
The characterization of the network traffic generated by a cortical simulator running on
a standard computing system provides information for the definition of specification of
custom interconnect. The result obtained with miniDPSNN drives to the specification
of a network IP, characterized by a low-latency transfer optimized architecture and to
the definition of a data transmission protocol providing high-throughput also for small
dimensions of data payload. Finally ARM processors turned out to be an efficient solu-
tion in terms of power consumption. The energy-to-solution result obtained running the
DPSNN application on ARM Cortex-A57 based platform is about three times lower than
the x86 core architecture.
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